

10ο Εργαστήριο Σχεδίασης Ψηφιακών Συστημάτων

4^ο Εργαστηριακό Μάθημα

Βασιλόπουλος Διονύσης

Ε.ΔΙ.Π. Τμήματος Πληροφορικής & Τηλεπικοινωνιών

3η Εργαστηριακή Άσκηση

Ανάλυση άσκησης

Δημιουργία νέου Ρολογιού
=
100 εκ. χτύποι του CLK της
κάρτας


Υπολογισμός επόμενης κατάστασης

Ενημέρωση Τρέχουσας Κατάστασης

Υπολογισμός εξόδου

4^η Εργαστηριακή Άσκηση

Ανάλυση άσκησης



4^η Εργαστηριακή Άσκηση

ΠΡΟΧΩΡΗΣΤΕ ΣΤΗΝ ΑΣΚΗΣΗ



4^η Εργαστηριακή Άσκηση

Αρχιτεκτονική (1/4) – Count 1 sec (Περίοδος = 1 sec)

```
constant TICKS: positive := 1024;  
constant ONESEC: positive :=100000000;
```

```
signal sum: unsigned(6 downto 0);  
signal new_sum: unsigned(6 downto 0);  
signal right_digit: unsigned(3 downto 0);  
signal left_digit: unsigned(3 downto 0);  
signal seven_segment_left: std_logic_vector(6 downto 0);  
signal seven_segment_right: std_logic_vector(6 downto 0);  
signal digit_selection: std_logic;  
signal new_digit_selection: std_logic;  
signal clk_ticks : integer range 0 to ONESEC:=0;  
signal new_clk_ticks : integer range 0 to ONESEC:=0;
```

```
new_clk_ticks<=clk_ticks+1 when clk_ticks<ONESEC else 1;
```

```
count_ticks : process (clk, reset) is  
begin  
    if reset = '1' then  
        clk_ticks <=0;  
    elsif rising_edge(clk) then  
        clk_ticks <= new_clk_ticks;  
    end if; --reset  
end process count_ticks;
```

4^η Εργαστηριακή Άσκηση

Αρχιτεκτονική (2/4) – Tick Counter per second

```
count_sec: process(clk_ticks) is
begin
if clk_ticks=100000000 then
  if direction='1' then
    if sum<99 then
      new_sum<=sum+1;
    else
      new_sum<=(others=>'0');
    end if; -- sum<99
  else
    if sum>0 then
      new_sum<=sum-1;
    else
      new_sum<="1100011";
    end if; -- sum>0
  end if; --direction
else
  new_sum<=sum;
end if;
end process count_sec;
```

Register



```
count: process (clk, reset) is
begin
if (reset='1') then
  sum<=(others=>'0');
elsif rising_edge(clk) then
  sum<=new_sum;
end if; --reset
end process count;
```

Υπολογισμός εισόδου
Register



4^η Εργαστηριακή Άσκηση

Αρχιτεκτονική (3/4) – Switch every TICKS*10 ns to each digit

```
new_digit_selection<= not digit_selection when (clk_ticks mod TICKS)=0 else
    digit_selection ;
```

```
select_digit: process (clk, reset) is
begin
    if (reset='1') then
        digit_selection<='0';
    elsif rising_edge(clk) then
        digit_selection<=new_digit_selection;
    end if; --reset
end process select_digit;
```

```
digit_selection_out<=digit_selection;
```

4^η Εργαστηριακή Άσκηση

Αρχιτεκτονική (4/4) – Rest of Output signals

```
led_result<=std_logic_vector(sum);
```

```
left_digit<=resize(sum/10, left_digit'length);
```

```
right_digit<=resize(sum mod 10, right_digit'length);
```

```
right_digit_values: process (right_digit) begin
```

```
case right_digit is
```

```
    when X"0" => seven_segment_right <="0111111"; -- 0
```

```
    when X"1" => seven_segment_right <="0000110"; -- 1
```

```
    when X"2" => seven_segment_right <="1011011"; -- 2
```

```
    when X"3" => seven_segment_right <="1001111"; -- 3
```

```
    when X"4" => seven_segment_right <="1100110"; -- 4
```

```
    when X"5" => seven_segment_right <="1101101"; -- 5
```

```
    when X"6" => seven_segment_right <="1111101"; -- 6
```

```
    when X"7" => seven_segment_right <="0000111"; -- 7
```

```
    when X"8" => seven_segment_right <="1111111"; -- 8
```

```
    when X"9" => seven_segment_right <="1101111"; -- 9
```

```
    when others => seven_segment_right <="1000000";
```

```
end case;
```

```
end process right_digit_values;
```

```
left_digit_values: process (left_digit) begin
```

```
case left_digit is
```

```
    when X"0" => seven_segment_left <="0111111"; -- 0
```

```
    when X"1" => seven_segment_left <="0000110"; -- 1
```

```
    when X"2" => seven_segment_left <="1011011"; -- 2
```

```
    when X"3" => seven_segment_left <="1001111"; -- 3
```

```
    when X"4" => seven_segment_left <="1100110"; -- 4
```

```
    when X"5" => seven_segment_left <="1101101"; -- 5
```

```
    when X"6" => seven_segment_left <="1111101"; -- 6
```

```
    when X"7" => seven_segment_left <="0000111"; -- 7
```

```
    when X"8" => seven_segment_left <="1111111"; -- 8
```

```
    when X"9" => seven_segment_left <="1101111"; -- 9
```

```
    when others => seven_segment_left <="0000000";
```

```
end case;
```

```
end process left_digit_values;
```

```
seven_segment<=seven_segment_right when digit_selection='0' else  
                even_segment_left when digit_selection='1' else  
                "1000000";
```

4^η Εργαστηριακή Άσκηση

Constraints (1/2) – CLK + Switches + Leds

```
# CLK - Zedboard 100MHz oscillator
set_property -dict { PACKAGE_PIN Y9 IOSTANDARD LVCMOS33 } [get_ports {clk}]

#####
# On-board Slide Switches #
#####

set_property -dict { PACKAGE_PIN M15 IOSTANDARD LVCMOS33 } [get_ports { reset }];
set_property -dict { PACKAGE_PIN F22 IOSTANDARD LVCMOS33 } [get_ports { direction }];

#####
# On-board LEDS #
#####

set_property -dict { PACKAGE_PIN T22 IOSTANDARD LVCMOS33 } [get_ports { led_result[0] }];
set_property -dict { PACKAGE_PIN T21 IOSTANDARD LVCMOS33 } [get_ports { led_result[1] }];
set_property -dict { PACKAGE_PIN U22 IOSTANDARD LVCMOS33 } [get_ports { led_result[2] }];
set_property -dict { PACKAGE_PIN U21 IOSTANDARD LVCMOS33 } [get_ports { led_result[3] }];
set_property -dict { PACKAGE_PIN V22 IOSTANDARD LVCMOS33 } [get_ports { led_result[4] }];
set_property -dict { PACKAGE_PIN W22 IOSTANDARD LVCMOS33 } [get_ports { led_result[5] }];
set_property -dict { PACKAGE_PIN U19 IOSTANDARD LVCMOS33 } [get_ports { led_result[6] }];
```

Constraints →

4^η Εργαστηριακή Άσκηση

Constraints (1/2) – Pmod + CLK

```
#####  
# PmodSSO                #  
#####
```

```
set_property -dict { PACKAGE_PIN Y11  IOSTANDARD LVCMOS33 } [get_ports { seven_segment[0] }];  
set_property -dict { PACKAGE_PIN AA11 IOSTANDARD LVCMOS33 } [get_ports { seven_segment[1] }];  
set_property -dict { PACKAGE_PIN Y10  IOSTANDARD LVCMOS33 } [get_ports { seven_segment[2] }];  
set_property -dict { PACKAGE_PIN AA9   IOSTANDARD LVCMOS33 } [get_ports { seven_segment[3] }];  
set_property -dict { PACKAGE_PIN W12   IOSTANDARD LVCMOS33 } [get_ports { seven_segment[4] }];  
set_property -dict { PACKAGE_PIN W11   IOSTANDARD LVCMOS33 } [get_ports { seven_segment[5] }];  
set_property -dict { PACKAGE_PIN V10   IOSTANDARD LVCMOS33 } [get_ports { seven_segment[6] }];
```

```
set_property -dict { PACKAGE_PIN W8  IOSTANDARD LVCMOS33 } [get_ports { digit_selection_out }];
```

```
#####  
##ZedBoard Timing Constraints  
#####
```

```
# define clock and period
```

```
create_clock -period 10 -name CLK -waveform {0.000 5.000} [get_ports {clk}]
```

Constraints



4^η Εργαστηριακή Άσκηση


Pmod Manual

Manual Pmod

<https://reference.digilentinc.com/reference/pmod/pmodssd/reference-manual>


4^η Εργαστηριακή Άσκηση

RTL Design




4^η Εργαστηριακή Άσκηση

Synthesis/Implementation – Schematic



4^η Εργαστηριακή Άσκηση

Implementation – Report Utilization



Και από Project Summary

4^η Εργαστηριακή Άσκηση

Implementation – Timing Reports (1/4)

Menu Reports->Timing-> Report Timing Summary

ή

Open Implemented Design->Report Timing Summary


The screenshot shows a software interface with a top menu bar containing 'Tcl Console', 'Messages', 'Log', 'Reports', 'Design Runs', 'Timing', and 'Utilization'. The 'Timing' tab is active. On the left, a sidebar lists various report categories: 'General Information', 'Timer Settings', 'Design Timing Summary' (highlighted), 'Clock Summary (1)', 'Methodology Summary', 'Check Timing (17)', 'Intra-Clock Paths', 'Inter-Clock Paths', 'Other Path Groups', 'User Ignored Paths', and 'Unconstrained Paths'. The main area displays the 'Design Timing Summary' report, which is organized into three columns: 'Setup', 'Hold', and 'Pulse Width'. Each column contains four rows of data: 'Worst Negative Slack (WNS)', 'Total Negative Slack (TNS)', 'Number of Failing Endpoints', and 'Total Number of Endpoints'. The 'Setup' column shows values of 5,130 ns, 0,000 ns, 0, and 42. The 'Hold' column shows values of 0,178 ns, 0,000 ns, 0, and 42. The 'Pulse Width' column shows values of 4,500 ns, 0,000 ns, 0, and 36. At the bottom of the report, a summary statement reads: 'All user specified timing constraints are met.'

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 5,130 ns	Worst Hold Slack (WHS): 0,178 ns	Worst Pulse Width Slack (WPWS): 4,500 ns
Total Negative Slack (TNS): 0,000 ns	Total Hold Slack (THS): 0,000 ns	Total Pulse Width Negative Slack (TPWS): 0,000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 42	Total Number of Endpoints: 42	Total Number of Endpoints: 36

All user specified timing constraints are met.

4^η Εργαστηριακή Άσκηση

Implementation – Timing Reports (2/4) - Setup




Setup Time:

Αναφέρεται στις αργές διαδρομές
(καθυστέρηση διάδοσης)

4^η Εργαστηριακή Άσκηση

Implementation – Timing Reports (3/4) - Hold



Hold Time:

Αναφέρεται στις γρήγορες διαδρομές (καθυστέρηση μόλυνσης)

4^η Εργαστηριακή Άσκηση

Implementation – Timing Reports (4/4)

TCL Console>*report_timing_summary –datasheet*

(FULL REPORT)

*Εμφανίζεται στη TCL console
(κοιτάξτε τα combinational delays)*